OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [tn_m001/] [or1ksim/] [toplevel.c] - Rev 463

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
263 configure for cpu; modified command line options markom 8289d 03h /or1k/tags/tn_m001/or1ksim/toplevel.c
262 small bug in build_automata fixed; configure for memory markom 8289d 04h /or1k/tags/tn_m001/or1ksim/toplevel.c
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8289d 06h /or1k/tags/tn_m001/or1ksim/toplevel.c
257 Added initial Ethernet simulation (only TX as yet) erez 8290d 23h /or1k/tags/tn_m001/or1ksim/toplevel.c
242 removed GlobalMode markom 8296d 07h /or1k/tags/tn_m001/or1ksim/toplevel.c
239 added enviroment configuration script parser markom 8297d 07h /or1k/tags/tn_m001/or1ksim/toplevel.c
234 When initializing memory, use set_mem8() instead of cur_area->writefunc() erez 8297d 20h /or1k/tags/tn_m001/or1ksim/toplevel.c
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8298d 05h /or1k/tags/tn_m001/or1ksim/toplevel.c
212 Added DMA erez 8318d 06h /or1k/tags/tn_m001/or1ksim/toplevel.c
206 Several modifications to support gdb in a new exception style mode.
This new version works with gdb, and does not require the simulator
to implement a writeable PC.
chris 8325d 08h /or1k/tags/tn_m001/or1ksim/toplevel.c

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.