OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] - Rev 821

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
799 Wrapping around 512k boundary to simulate real hw. simons 8172d 23h /or1k/trunk
798 Hardware scroll added. This possible due to the fact that crt is wrapping around 512k boundary. simons 8172d 23h /or1k/trunk
797 Changed hardcoded address for fake MC to use a define. lampret 8173d 00h /or1k/trunk
796 Removed unused ports wb_clki and wb_rst_i lampret 8173d 00h /or1k/trunk
795 Added a directive to ignore signed division variables that are only used in simulation. lampret 8173d 04h /or1k/trunk
794 Added again just recently removed full_case directive lampret 8173d 05h /or1k/trunk
793 Added synthesis off/on for timescale.v included file. lampret 8173d 05h /or1k/trunk
792 Fixed port names that changed. lampret 8173d 05h /or1k/trunk
791 Fixed some ports in instnatiations that were removed from the modules lampret 8173d 05h /or1k/trunk
790 Changed comment about synopsys to _synopsys_ because synthesis was complaining about unknown directives lampret 8173d 05h /or1k/trunk

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.