OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [insight/] [opcodes/] [or32.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1295 Updated instruction set descriptions. Changed FP instructions encoding. lampret 7298d 14h /or1k/trunk/insight/opcodes/or32.c
1286 Changed desciption of the l.cust5 insns lampret 7347d 17h /or1k/trunk/insight/opcodes/or32.c
1285 Changed desciption of the l.cust5 insns lampret 7347d 17h /or1k/trunk/insight/opcodes/or32.c
1169 Added support for l.addc instruction. csanchez 7660d 17h /or1k/trunk/insight/opcodes/or32.c
1114 Added cvs log keywords lampret 7815d 09h /or1k/trunk/insight/opcodes/or32.c
1034 Fixed encoding for l.div/l.divu. lampret 7957d 10h /or1k/trunk/insight/opcodes/or32.c
879 Initial version of OpenRISC Custom Unit Compiler added markom 8022d 20h /or1k/trunk/insight/opcodes/or32.c
801 l.muli instruction added markom 8114d 23h /or1k/trunk/insight/opcodes/or32.c
722 floating point registers are obsolete; GPRs should be used instead markom 8142d 23h /or1k/trunk/insight/opcodes/or32.c
720 single floating point support added markom 8143d 03h /or1k/trunk/insight/opcodes/or32.c

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.