OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [cpu/] - Rev 537

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
447 ITLBMR register bit fields set in order. simons 8251d 09h /or1k/trunk/or1ksim/cpu
446 ITLBMR register bit fields set in order. simons 8251d 09h /or1k/trunk/or1ksim/cpu
437 When lsu instruction produce exception registers are preserved. simons 8252d 03h /or1k/trunk/or1ksim/cpu
433 clkcycle parameter added to configuration markom 8252d 09h /or1k/trunk/or1ksim/cpu
431 stepping over breakpoint added markom 8252d 09h /or1k/trunk/or1ksim/cpu
430 dpfault and ipfault exceptions implemented markom 8253d 02h /or1k/trunk/or1ksim/cpu
429 cache configuration added markom 8253d 02h /or1k/trunk/or1ksim/cpu
427 memory_table status output; some bugs fixed in configuration loading markom 8253d 03h /or1k/trunk/or1ksim/cpu
426 memory logging added markom 8253d 03h /or1k/trunk/or1ksim/cpu
424 memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory markom 8253d 06h /or1k/trunk/or1ksim/cpu

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.