OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [cpu/] [or32/] [execute.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1471 Rewrite the interactive mode handling to also work in the recompiler nogj 7042d 18h /or1k/trunk/or1ksim/cpu/or32/execute.c
1452 Implement a dynamic recompiler to speed up the execution nogj 7042d 18h /or1k/trunk/or1ksim/cpu/or32/execute.c
1446 Cosmetic fixes nogj 7042d 18h /or1k/trunk/or1ksim/cpu/or32/execute.c
1442 Replace some problematic calles to mfspr/mtspr with direct access to the spr nogj 7042d 18h /or1k/trunk/or1ksim/cpu/or32/execute.c
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 7042d 18h /or1k/trunk/or1ksim/cpu/or32/execute.c
1430 Log SPR_SR in the execution log nogj 7042d 18h /or1k/trunk/or1ksim/cpu/or32/execute.c
1428 Remove useless indirection: check_depend()->depend_operands() nogj 7042d 18h /or1k/trunk/or1ksim/cpu/or32/execute.c
1386 Rework exception handling nogj 7048d 22h /or1k/trunk/or1ksim/cpu/or32/execute.c
1352 Optimise execution history tracking nogj 7092d 16h /or1k/trunk/or1ksim/cpu/or32/execute.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7092d 16h /or1k/trunk/or1ksim/cpu/or32/execute.c

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.