OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [cpu/] [or32] - Rev 1481

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1345 Fix out-of-tree builds nogj 7137d 18h /or1k/trunk/or1ksim/cpu/or32
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7137d 18h /or1k/trunk/or1ksim/cpu/or32
1343 * Fix warnings in insnset.c and execute.c nogj 7137d 18h /or1k/trunk/or1ksim/cpu/or32
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.
nogj 7137d 18h /or1k/trunk/or1ksim/cpu/or32
1341 Mark wich operand is the destination operand in the architechture definition nogj 7137d 18h /or1k/trunk/or1ksim/cpu/or32
1338 l.ff1 instruction added andreje 7153d 16h /or1k/trunk/or1ksim/cpu/or32
1321 some tests rely on exit(0) as a last std output text to pass phoenix 7239d 09h /or1k/trunk/or1ksim/cpu/or32
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7241d 09h /or1k/trunk/or1ksim/cpu/or32
1309 removed includes phoenix 7326d 11h /or1k/trunk/or1ksim/cpu/or32
1308 Gyorgy Jeney: extensive cleanup phoenix 7329d 08h /or1k/trunk/or1ksim/cpu/or32

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.