OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_3/] - Rev 154

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 7968d 21h /pci/tags/rel_3
52 Oops, never before noticed that OC header is missing mihad 7969d 01h /pci/tags/rel_3
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7969d 01h /pci/tags/rel_3
50 Got rid of undef directives mihad 7971d 17h /pci/tags/rel_3
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 7971d 17h /pci/tags/rel_3
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 7971d 17h /pci/tags/rel_3
47 Known issues repaired mihad 7971d 23h /pci/tags/rel_3
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 7976d 18h /pci/tags/rel_3
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 7977d 23h /pci/tags/rel_3
44 Added for testing of Configuration Cycles Type 1 mihad 7978d 00h /pci/tags/rel_3

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.