OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_7/] [rtl] - Rev 86

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
56 Number of state bits define was removed mihad 7956d 12h /pci/tags/rel_7/rtl
55 Changed state machine encoding to true one-hot mihad 7956d 12h /pci/tags/rel_7/rtl
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 7989d 17h /pci/tags/rel_7/rtl
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7989d 22h /pci/tags/rel_7/rtl
50 Got rid of undef directives mihad 7992d 14h /pci/tags/rel_7/rtl
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 7992d 14h /pci/tags/rel_7/rtl
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 7992d 14h /pci/tags/rel_7/rtl
47 Known issues repaired mihad 7992d 20h /pci/tags/rel_7/rtl
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 7997d 14h /pci/tags/rel_7/rtl
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 7998d 20h /pci/tags/rel_7/rtl

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.