OpenCores
URL https://opencores.org/ocsvn/raytrac/raytrac/trunk

Subversion Repositories raytrac

[/] [raytrac/] [branches/] [fp_sgdma/] [ap_n_dpc.vhd] - Rev 257

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
163 dpc: Signals to eval in functional simulatio. Fix on the codification of the sign applied into the arithmetic block depending on the UCA code of the instruction being excuted. Also a correction was done on the decodification of the result queues write signals. A correction applied on the decodification of the interruptions generated due to full queues. RayTrac: A signal to decode the sign that goes into the addition operations was made as long with its combinatorial operation to calculate it. Fadd32: Signals to eval in functional simulation. An important bug was fixed when decoding the shift to normalize the mantissa of the float number with the minor exponent, that was causing a misscalculation of the normalized mantissa. Arithpack: Formatting of the instruction at function ap_format_instruction fixed due to a change in the opcodes of the unary instructions. jguarin2002 4435d 07h /raytrac/branches/fp_sgdma/ap_n_dpc.vhd
161 Changes for the sake of the firsts simulation tracking results jguarin2002 4436d 22h /raytrac/branches/fp_sgdma/ap_n_dpc.vhd
160 Corrections derived from simulation debugging jguarin2002 4441d 15h /raytrac/branches/fp_sgdma/ap_n_dpc.vhd
158 Changing std_logic_vector types to my custom far more convinients xfloat32\! jguarin2002 4443d 05h /raytrac/branches/fp_sgdma/ap_n_dpc.vhd
153 last modifications for tb_compiler.py compliance jguarin2002 4449d 21h /raytrac/branches/fp_sgdma/ap_n_dpc.vhd
152 Test bench oriented modifications jguarin2002 4453d 22h /raytrac/branches/fp_sgdma/ap_n_dpc.vhd
151 Previous Work to generate test benching jguarin2002 4512d 18h /raytrac/branches/fp_sgdma/ap_n_dpc.vhd
150 First Beta of RayTrac for a total size of 3874 lcells. Great Result\! jguarin2002 4526d 15h /raytrac/branches/fp_sgdma/ap_n_dpc.vhd
149 Results Queue writing signals set on a single standard logic vector rather than in individual bits jguarin2002 4526d 18h /raytrac/branches/fp_sgdma/ap_n_dpc.vhd
148 Added an extra stage for the C.D DataPath so it takes the same ammount of clocks to calculate as A.B jguarin2002 4526d 18h /raytrac/branches/fp_sgdma/ap_n_dpc.vhd

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.