OpenCores
URL https://opencores.org/ocsvn/rise/rise/trunk

Subversion Repositories rise

[/] [rise/] [trunk] - Rev 151

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
129 Sample assembler program for accessing uart jlechner 6377d 09h /rise/trunk
128 Added multiplexer for output data. This mutliplexer decides on the adress of the last cycles
if ordinary memory data or data of an extension module have to be passed on.
jlechner 6377d 09h /rise/trunk
127 Changed high active resets to low active ones. jlechner 6377d 10h /rise/trunk
126 Added constant for cpu frequency (needed for UART) trinklhar 6377d 16h /rise/trunk
125 Fixed vhdl bugs trinklhar 6377d 16h /rise/trunk
124 Assigned UART signals to ports on top-level entity trinklhar 6377d 16h /rise/trunk
123 Removed UART again trinklhar 6377d 17h /rise/trunk
122 Removed UART again again trinklhar 6377d 17h /rise/trunk
121 Added address constants for uart access (memory mapped I/O) trinklhar 6377d 17h /rise/trunk
120 Added UART module to memory entity trinklhar 6377d 17h /rise/trunk

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.