OpenCores
URL https://opencores.org/ocsvn/s6soc/s6soc/trunk

Subversion Repositories s6soc

[/] [s6soc/] [trunk] - Rev 32

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
12 The UART and PWM audio now work. This includes the changes to make that
happen, as well as the source code for some UART and PWM demo programs.
dgisselq 2960d 06h /s6soc/trunk
11 Runs on hardware now! Added proper pinouts, pipelined wishbone command
interface sufficient for loading the flash, a loader to load the flash,
and verified that they work.
dgisselq 2961d 04h /s6soc/trunk
10 Added the capability to run ELF files natively, fully processing the ELF format. dgisselq 2961d 04h /s6soc/trunk
9 Added pinout diagrams, based upon a (hopefully) final UCF file. dgisselq 2961d 05h /s6soc/trunk
8 First pseudo-running version. The alternate configuration (not the main one)
has been initially tested. wbregs works for reading/writing registers,
so it is now possible to test the peripherals.
dgisselq 2966d 05h /s6soc/trunk
7 Created/added an initial specification. Updated/corrected several copywrite
notices.
dgisselq 2966d 20h /s6soc/trunk
6 Initial UCF modifications. Pin layout still isn't complete, but I'm starting
to work it.
dgisselq 2987d 15h /s6soc/trunk
5 These two are my first attempt(s) at a secondary project file, one that can
run as an alternate to the main file but that gives more access to the hardware,
such as programming access to the flash.
dgisselq 2987d 15h /s6soc/trunk
4 Lots of updates, as part of actually making this work on hardware. Not there
yet, so this is still pre-alpha.
dgisselq 2987d 15h /s6soc/trunk
3 Updated date. dgisselq 2987d 15h /s6soc/trunk

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.