OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [verif] - Rev 46

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
18 8 Bit SDRAM Support is added dinesha 4504d 02h /sdr_ctrl/trunk/verif
17 micron 8 bit memory models are added into svn dinesha 4504d 02h /sdr_ctrl/trunk/verif
14 Unnecessary device config are removed dinesha 4507d 03h /sdr_ctrl/trunk/verif
12 Column Bits are made programmable dinesha 4507d 03h /sdr_ctrl/trunk/verif
10 Waveform files are added into SVN dinesha 4510d 04h /sdr_ctrl/trunk/verif
8 test bench files are added into SVN dinesha 4511d 04h /sdr_ctrl/trunk/verif
7 SDRAM Memory Models are added into SVN dinesha 4511d 04h /sdr_ctrl/trunk/verif
6 Golden Log files are added into SVN dinesha 4511d 04h /sdr_ctrl/trunk/verif
5 Run files are updated into SVN dinesha 4511d 04h /sdr_ctrl/trunk/verif
2 dinesha 4521d 03h /sdr_ctrl/trunk/verif

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.