OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_1_beta/] [rtl/] - Rev 312

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
38 add measures to implement XCHD arniml 7405d 08h /t48/tags/rel_0_1_beta/rtl
37 add dump_compare support arniml 7405d 08h /t48/tags/rel_0_1_beta/rtl
32 rename pX_limp to pX_low_imp arniml 7411d 03h /t48/tags/rel_0_1_beta/rtl
29 take auxiliary carry from direct ALU connection arniml 7412d 01h /t48/tags/rel_0_1_beta/rtl
28 update wiring for DA support arniml 7412d 01h /t48/tags/rel_0_1_beta/rtl
27 implemented mnemonic DA arniml 7412d 01h /t48/tags/rel_0_1_beta/rtl
26 support for DA instruction arniml 7412d 01h /t48/tags/rel_0_1_beta/rtl
24 connect control signal for Port 2 expander arniml 7412d 09h /t48/tags/rel_0_1_beta/rtl
23 rework Port 2 expander handling arniml 7412d 09h /t48/tags/rel_0_1_beta/rtl
22 merge MN_ANLD, MN_MOVD_PP_A and MN_ORLD_PP_A to OUTLD_PP_A arniml 7412d 09h /t48/tags/rel_0_1_beta/rtl

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.