OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6_1_beta/] [sw/] - Rev 173

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
90 intial check-in arniml 7383d 21h /t48/tags/rel_0_6_1_beta/sw
89 initial check-in arniml 7397d 17h /t48/tags/rel_0_6_1_beta/sw
88 allow memory bank switching during interrupts arniml 7398d 19h /t48/tags/rel_0_6_1_beta/sw
87 abort gracfullt if memory bank switching does not work arniml 7398d 19h /t48/tags/rel_0_6_1_beta/sw
85 initial check-in arniml 7399d 00h /t48/tags/rel_0_6_1_beta/sw
74 enhance pass/fail detection arniml 7406d 01h /t48/tags/rel_0_6_1_beta/sw
70 clean test cell before make arniml 7411d 17h /t48/tags/rel_0_6_1_beta/sw
69 fix name of istrobe arniml 7411d 17h /t48/tags/rel_0_6_1_beta/sw
61 expand script for dump compare arniml 7413d 14h /t48/tags/rel_0_6_1_beta/sw
58 add periodic interrupt arniml 7414d 14h /t48/tags/rel_0_6_1_beta/sw

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.