OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0] - Rev 195

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
175 add bug report
"MSB of Program Counter changed upon PC increment"		 arniml 7007d 08h /t48/tags/rel_1_0
174 fix bug report
"MSB of Program Counter changed upon PC increment"		 arniml 7007d 08h /t48/tags/rel_1_0
173 testcase for bug report
"MSB of Program Counter changed upon PC increment"		 arniml 7007d 08h /t48/tags/rel_1_0
172 save data from wishbone bus in register bank with wb_ack
necessary to hold data from peripheral/memory until it is read by T48		 arniml 7036d 05h /t48/tags/rel_1_0
171 remove obsolete output stack_high_o arniml 7037d 05h /t48/tags/rel_1_0
170 intermediate update arniml 7038d 12h /t48/tags/rel_1_0
169 initial check-in arniml 7038d 17h /t48/tags/rel_1_0
168 change address range of wb_master arniml 7038d 17h /t48/tags/rel_1_0
167 simplify address range:
- configuration range
- Wishbone range		 arniml 7038d 17h /t48/tags/rel_1_0
166 assign default for state_s arniml 7040d 09h /t48/tags/rel_1_0

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.