OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0] - Rev 242

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
222 add note about clock enable for data memory RAM macro arniml 6601d 00h /t48/tags/rel_1_0
221 new input xtal_en_i arniml 6601d 01h /t48/tags/rel_1_0
220 new input xtal_en_i arniml 6601d 01h /t48/tags/rel_1_0
219 new input xtal_en_i gates xtal_i base clock arniml 6601d 01h /t48/tags/rel_1_0
218 simplifications arniml 6687d 08h /t48/tags/rel_1_0
217 update for release 0.6.1 beta arniml 6756d 05h /t48/tags/rel_1_0
216 assign clk_i to outclock arniml 6818d 04h /t48/tags/rel_1_0
215 suppress p2_output_pch_o when MOVX operation is accessing the
external memory		 arniml 6818d 04h /t48/tags/rel_1_0
214 fix sensitivity list arniml 6825d 06h /t48/tags/rel_1_0
213 properly drive P1 and P2 with low impedance markers arniml 6830d 02h /t48/tags/rel_1_0

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.