OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0] - Rev 71

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
51 + implement Port1 and Port2
+ connect T0 and T1
+ return proper program memory contents
arniml 7397d 05h /t48/tags/rel_1_0
49 Imported sources arniml 7402d 06h /t48/tags/rel_1_0
48 update copyright notice arniml 7402d 06h /t48/tags/rel_1_0
47 initial check-in arniml 7402d 06h /t48/tags/rel_1_0
46 fix test arniml 7404d 03h /t48/tags/rel_1_0
45 remove unused signals arniml 7404d 03h /t48/tags/rel_1_0
44 default assignment for aux_carry_o arniml 7404d 04h /t48/tags/rel_1_0
43 fix sensitivity list arniml 7405d 05h /t48/tags/rel_1_0
42 change test values that match better to the test case arniml 7405d 07h /t48/tags/rel_1_0
41 expand PATH arniml 7405d 07h /t48/tags/rel_1_0

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.