OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0] - Rev 80

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
60 + add marker for injected calls
+ suppress intstruction strobes for injected calls
arniml 7395d 19h /t48/tags/rel_1_0
59 increment prescaler with MSTATE4 arniml 7395d 19h /t48/tags/rel_1_0
58 add periodic interrupt arniml 7395d 19h /t48/tags/rel_1_0
57 abort if no interrupt occurs arniml 7395d 19h /t48/tags/rel_1_0
56 wait for instruction strobe after final end-of-simulation detection
this ensures that the last mov instruction is part of the dump and
enables 100% matching with i8039 simulator
arniml 7396d 20h /t48/tags/rel_1_0
55 add dependency to tb_behav_pack for decoder arniml 7396d 20h /t48/tags/rel_1_0
54 - add tb_istrobe_s arniml 7396d 20h /t48/tags/rel_1_0
53 make istrobe visible through testbench package arniml 7396d 20h /t48/tags/rel_1_0
52 + fix bug in PSW[3]
+ read SP properly for dump
arniml 7396d 20h /t48/tags/rel_1_0
51 + implement Port1 and Port2
+ connect T0 and T1
+ return proper program memory contents
arniml 7396d 20h /t48/tags/rel_1_0

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.