OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1/] [sw/] [verif] - Rev 266

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
118 test MB/interrupt behaviour according to bug report
"Program Memory bank can be switched during interrupt"		 arniml 7347d 08h /t48/tags/rel_1_1/sw/verif
113 generate two ROM files based on address:
+ 0 - 2047 : 2k internal ROM
+ 2048 - 4095 : 2k external ROM		 arniml 7387d 17h /t48/tags/rel_1_1/sw/verif
102 update for changes in address space of external memory arniml 7391d 14h /t48/tags/rel_1_1/sw/verif
99 initial check-in arniml 7391d 14h /t48/tags/rel_1_1/sw/verif
97 initial check-in arniml 7391d 15h /t48/tags/rel_1_1/sw/verif
95 check counter inactivity arniml 7392d 12h /t48/tags/rel_1_1/sw/verif
94 initial check-in arniml 7392d 12h /t48/tags/rel_1_1/sw/verif
90 intial check-in arniml 7392d 13h /t48/tags/rel_1_1/sw/verif
89 initial check-in arniml 7406d 10h /t48/tags/rel_1_1/sw/verif
87 abort gracfullt if memory bank switching does not work arniml 7407d 12h /t48/tags/rel_1_1/sw/verif

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.