OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1] - Rev 189

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
169 initial check-in arniml 7006d 22h /t48/tags/rel_1_1
168 change address range of wb_master arniml 7006d 22h /t48/tags/rel_1_1
167 simplify address range:
- configuration range
- Wishbone range		 arniml 7006d 22h /t48/tags/rel_1_1
166 assign default for state_s arniml 7008d 14h /t48/tags/rel_1_1
165 add component wb_master.vhd arniml 7009d 13h /t48/tags/rel_1_1
164 initial check-in arniml 7009d 13h /t48/tags/rel_1_1
163 add bug
Wrong clock applied to T0		 arniml 7010d 12h /t48/tags/rel_1_1
162 Fix bug report:
"Wrong clock applied to T0"
t0_o is generated inside clock_ctrl with a separate flip-flop running
with xtal_i		 arniml 7010d 12h /t48/tags/rel_1_1
161 fix syntax problem that triggers an error with GHDL 0.18 arniml 7041d 16h /t48/tags/rel_1_1
160 add others to case statement arniml 7162d 13h /t48/tags/rel_1_1

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.