OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1] - Rev 205

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
185 initial check-in arniml 6913d 04h /t48/tags/rel_1_1
184 initial check-in arniml 6913d 05h /t48/tags/rel_1_1
183 fix missing assignment to outclock arniml 6913d 08h /t48/tags/rel_1_1
182 intermediate version arniml 6993d 06h /t48/tags/rel_1_1
181 fix typo arniml 6993d 09h /t48/tags/rel_1_1
180 introduce prefix 't48_' for wb_master entity and configuration arniml 7001d 15h /t48/tags/rel_1_1
179 introduce prefix 't48_' for all packages, entities and configurations arniml 7001d 15h /t48/tags/rel_1_1
178 Move latching of BUS to MSTATE2
-> sample BUS at the end of RD'		 arniml 7003d 03h /t48/tags/rel_1_1
177 Implement db_dir_o glitch-safe arniml 7003d 03h /t48/tags/rel_1_1
176 Use en_clk_i instead of xtal3_s for generation of external signals.
This is required when the core runs with full xtal clock instead
of xtal/3 (xtal_div_3_g = 0).		 arniml 7003d 03h /t48/tags/rel_1_1

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.