OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1] - Rev 74

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
54 - add tb_istrobe_s arniml 7426d 13h /t48/tags/rel_1_1
53 make istrobe visible through testbench package arniml 7426d 13h /t48/tags/rel_1_1
52 + fix bug in PSW[3]
+ read SP properly for dump
arniml 7426d 13h /t48/tags/rel_1_1
51 + implement Port1 and Port2
+ connect T0 and T1
+ return proper program memory contents
arniml 7426d 13h /t48/tags/rel_1_1
49 Imported sources arniml 7431d 14h /t48/tags/rel_1_1
48 update copyright notice arniml 7431d 14h /t48/tags/rel_1_1
47 initial check-in arniml 7431d 14h /t48/tags/rel_1_1
46 fix test arniml 7433d 11h /t48/tags/rel_1_1
45 remove unused signals arniml 7433d 11h /t48/tags/rel_1_1
44 default assignment for aux_carry_o arniml 7433d 13h /t48/tags/rel_1_1

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.