OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1] - Rev 83

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
63 reset machine state to MSTATE3 to allow proper instruction fetch
after reset
arniml 7393d 04h /t48/tags/rel_1_1
62 initial check-in arniml 7393d 04h /t48/tags/rel_1_1
61 expand script for dump compare arniml 7395d 00h /t48/tags/rel_1_1
60 + add marker for injected calls
+ suppress intstruction strobes for injected calls
arniml 7396d 00h /t48/tags/rel_1_1
59 increment prescaler with MSTATE4 arniml 7396d 00h /t48/tags/rel_1_1
58 add periodic interrupt arniml 7396d 00h /t48/tags/rel_1_1
57 abort if no interrupt occurs arniml 7396d 00h /t48/tags/rel_1_1
56 wait for instruction strobe after final end-of-simulation detection
this ensures that the last mov instruction is part of the dump and
enables 100% matching with i8039 simulator
arniml 7397d 02h /t48/tags/rel_1_1
55 add dependency to tb_behav_pack for decoder arniml 7397d 02h /t48/tags/rel_1_1
54 - add tb_istrobe_s arniml 7397d 02h /t48/tags/rel_1_1

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.