OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1] - Rev 97

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
77 move from std_logic_arith to numeric_std arniml 7415d 18h /t48/tags/rel_1_1
76 initial check-in arniml 7415d 21h /t48/tags/rel_1_1
75 remove obsolete design unit arniml 7415d 22h /t48/tags/rel_1_1
74 enhance pass/fail detection arniml 7416d 06h /t48/tags/rel_1_1
73 removed dummy_s - workaround not longer needed for GHDL 0.11.1 arniml 7416d 06h /t48/tags/rel_1_1
72 removed superfluous signal from sensitivity list arniml 7416d 06h /t48/tags/rel_1_1
71 add T8039 and its testbench arniml 7421d 22h /t48/tags/rel_1_1
70 clean test cell before make arniml 7421d 22h /t48/tags/rel_1_1
69 fix name of istrobe arniml 7421d 22h /t48/tags/rel_1_1
68 connect T0 and T1 to P1 arniml 7421d 22h /t48/tags/rel_1_1

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.