OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] [tv80/] [trunk/] - Rev 116

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
96 Added Z80 op decode to environment, enabled by -k switch ghutchis 5306d 23h /tv80/trunk
95 Updated regression script to use SystemC simulation ghutchis 5308d 18h /tv80/trunk
94 Ported over env_io.v from Verilog environment to tv_responder.
Basic tests from Verilog environment (hello, fib) now passing in
SystemC environment.
ghutchis 5310d 19h /tv80/trunk
93 Added common header file for all systemc environment ghutchis 5311d 17h /tv80/trunk
92 Added responder to top level, beginning of support for ihex load ghutchis 5315d 19h /tv80/trunk
91 Preliminary support for SystemC/Verilator environment ghutchis 5315d 21h /tv80/trunk
90 Fixed syntax errors in core preventing Verilator from compiling.
Added new capability to register generator to make registers which
latch on an external event. Removed spurious copyright notice.
ghutchis 5315d 21h /tv80/trunk
89 RTL and environment fixes for nmi bug ghutchis 5336d 00h /tv80/trunk
88 Fixed bug introduced by conversion of mcycle to one-hot FSM ghutchis 5337d 15h /tv80/trunk
87 Added additional ifdef signals to remove unneede R (refresh) register ghutchis 5352d 22h /tv80/trunk

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.