OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] [trunk/] - Rev 83

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
63 Fixed a couple of sdr_16 bugs to do with tracking of opened banks julius 5241d 18h /versatile_mem_ctrl/trunk
62 Added note to sdr_16_defines.v asking if it's still used julius 5241d 20h /versatile_mem_ctrl/trunk
61 Fixed blocking/nonblocking assign issue in sdr_16 fsm julius 5245d 18h /versatile_mem_ctrl/trunk
60 Added synthesis directives ensuring registering of right signals in IOBs for sdr16 controller. Removed comment stripping from vppreproc command for sdr_16 creation. julius 5245d 18h /versatile_mem_ctrl/trunk
59 counter changed to shift register unneback 5245d 20h /versatile_mem_ctrl/trunk
58 sdr_16 fixes for timing - extra egress register stage, appropriate changes in sdr_16 fsm julius 5246d 21h /versatile_mem_ctrl/trunk
57 added support for early termination of burst access unneback 5248d 00h /versatile_mem_ctrl/trunk
56 corrected fifo_rd_data in state w4d unneback 5249d 16h /versatile_mem_ctrl/trunk
55 Fixed up sdr16 dqm output julius 5250d 11h /versatile_mem_ctrl/trunk
54 dqm moved into FSM unneback 5251d 08h /versatile_mem_ctrl/trunk

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.