OpenCores
URL https://opencores.org/ocsvn/ata/ata/trunk

Subversion Repositories ata

[/] - Rev 21

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
21 Changed atahost_top pin-information. rherveille 8169d 05h /
20 Some minor bug fixes rherveille 8283d 01h /
19 Changed RST_LVL define to parameter.
Removed atahost_define.v
rherveille 8292d 07h /
18 Changed dd_padoen_o portname into dd_pad_oe_o, because it is active high. rherveille 8320d 10h /
17 Changed top-level. Made asynchronous reset programmable. rherveille 8326d 07h /
16 - Added Test Bench
- Added Synthesis scripts for Design Compiler
- Fixed minor bug in atahost_top
rudi 8353d 06h /
15 Changed filenames and top-level port names to be conform new OpenCores conventions rherveille 8354d 04h /
14 created new directory structure rherveille 8366d 05h /
13 no message rherveille 8366d 06h /
12 Fixed some blocking versus non-blocking statement issues. rherveille 8373d 10h /
11 Created directory structure (documentation, vhdl, verilog) rherveille 8383d 23h /
10 - renamed 'ata.vhd' to 'atahost.vhd'
- Changed 'go' & 'igo' generation (pio_tctrl.vhdl).
rherveille 8389d 00h /
9 - renamed 'ata.vhd' to 'atahost.vhd'
- Changed PIOreq & PIOack generation (controller.vhd); made them synchronous
- Changed 'go' & 'igo' generation (pio_tctrl.vhdl).
rherveille 8389d 00h /
8 Fixed sensitivity error in ata.v (nRESET instead of nReset) rherveille 8389d 10h /
7 no message rherveille 8390d 21h /
6 Added 'timescale to all files
Fixed bug where control registers would always latch data, instead of when addressed
rherveille 8390d 21h /
5 Rewrote some sections. Minor Verilog coding style issues. rherveille 8397d 02h /
4 Fixed some incomplete port lists. Fixed some Verilog related issues.
Design now compiles completely.
rherveille 8398d 07h /
3 Created VHDL & Verilog subdirectories. Moved files accordingly. rherveille 8401d 02h /
2 Initial verilog release rherveille 8401d 02h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.