OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] - Rev 130

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
130 mbist signals updated according to newest convention markom 7549d 12h /
129 Error counters changed. mohor 7565d 20h /
128 This commit was manufactured by cvs2svn to create tag 'rel_18'. 7565d 21h /
127 Fixing the core to be Bosch VHDL Reference compatible. mohor 7565d 21h /
126 Error counters fixed to be compatible with Bosch VHDL reference model.
Small synchronization changes.
mohor 7566d 17h /
125 Synchronization changed, error counters fixed. mohor 7570d 23h /
124 ALTERA_RAM supported. mohor 7591d 05h /
123 This commit was manufactured by cvs2svn to create tag 'rel_17'. 7598d 10h /
122 This commit was manufactured by cvs2svn to create tag 'rel_16'. 7598d 10h /
121 When detecting bus-free, signal bus_free_cnt_en was cleared to zero
although the last sampled bit was zero instead of one.
mohor 7598d 10h /
120 This commit was manufactured by cvs2svn to create tag 'rel_15'. 7607d 07h /
119 Artisan RAMs added. mohor 7607d 07h /
118 Artisan RAM fixed (when not using BIST). mohor 7607d 07h /
117 Tristate signal tx_o is separated to tx_o and tx_oen_o. Both signals need
to be joined together on higher level.
mohor 7607d 08h /
116 This commit was manufactured by cvs2svn to create tag 'rel_14'. 7613d 01h /
115 Artisan ram instances added. simons 7613d 01h /
114 This commit was manufactured by cvs2svn to create tag 'rel_13'. 7640d 02h /
113 This commit was manufactured by cvs2svn to create tag 'rel_12'. 7640d 02h /
112 Tx and rx length are limited to 8 bytes regardless to the DLC value. tadejm 7640d 02h /
111 Fixed according to the linter.
Case statement for data_out joined.
mohor 7642d 02h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.