URL https://opencores.org/ocsvn/light8080/light8080/trunk

Subversion Repositories light8080

[/] - Rev 76

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
76	Corrected some minor issues in the core description document.	motilito	4443d 09h	/
75	Updated file list	ja_rd	4447d 01h	/
74	Testbenches for VHDL core moved to sw/tb. Added a mini-demo for the VHDL SoC on the DE-1 dev board. Added a mini-testbench for the VHDL SoC.	ja_rd	4447d 01h	/
73	New tool for VHDL object code constant generation. Old VHDL template tool moved to tools directory.	ja_rd	4447d 01h	/
72	Added specs document for VHDL/Verilog CPU core	ja_rd	4447d 01h	/
71	IMSAI manual removed, no longer used	ja_rd	4447d 01h	/
70	Added new VHDL SoC for demonstration purposes	ja_rd	4447d 01h	/
69	New simulation scripts for Modelsim in new separate directory. Includes old test benches for CPU VHDL core and new test benches for SoC VHDL core	ja_rd	4447d 01h	/
68	Corrected ihex2vlog tool to enable explicit RAM declaration for Spartan 2.	motilito	4457d 21h	/
67	Corrected bugs in the Small-C compiler.	motilito	4458d 23h	/
66	Adding interrupt example code to the Verilog implementation. An interrupt controller was added to the sample SOC module and a sample code was added to the "hello.c" example code.	motilito	4473d 21h	/
65	Adding Verilog initial version to the svn. Added the c80 Small-C compiler and AS80 assembler.	motilito	4485d 05h	/
64	BUG FIX: Flags CY and AC were not clear by logic instructions Added new flag to microcode: clr_acy Used new flag to clear AC and CY flags unconditonally Modified microcode for XR, OR and AN* to use new flag Modified microcode assembler to support new flag Addex explaination of new flag to documentation Old fix that worked only for XR* instructions removed Test bench tb0 modified to test CY clearance minimally (AC untested!) Pre-generated vhel test bench tb0 altered accordingly	ja_rd	4494d 05h	/
63	Modified syntax of ARGV parameter for compatibility to later versions of Perl	ja_rd	4494d 05h	/
62	Changed all hard tabs to spaces as preamble to a minor refactor	ja_rd	4494d 14h	/
61	Basic demo updated: main entity name changed to keep synthesis too happy	ja_rd	4862d 16h	/
60	Fixed nasty typo in pin constraints file (clock input)	ja_rd	4866d 21h	/
59	tabs to spaces	ja_rd	4891d 04h	/
58	tabs to spaces	ja_rd	4891d 05h	/
57	removed unfinished CPM demo files	ja_rd	5075d 18h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories light8080

[/] - Rev 76

Filtering Options