OpenCores
URL https://opencores.org/ocsvn/mdct/mdct/trunk

Subversion Repositories mdct

[/] - Rev 27

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
27 Inserted multiple stage pipeline for final adders to improve greatly performance with expense of area. mikel262 5583d 12h /
26 Added old uploaded documents to new repository. root 5590d 18h /
25 Added old uploaded documents to new repository. root 5591d 07h /
24 New directory structure. root 5591d 07h /
23 This commit was manufactured by cvs2svn to create tag 'MDCT_REL_B1_8'. 5593d 12h /
22 project released under LGPL mikel262 5593d 12h /
21 Fix for XST synthesis error and improve readibility (by Andreas Bergmann). mikel262 5593d 13h /
20 Fix for XST synthesis error and improve readibility (by Andreas Bergman). mikel262 5593d 13h /
19 This commit was manufactured by cvs2svn to create tag 'MDCT_REL_B1_6'. 6618d 09h /
18 Minor fixes. This release is FPGA proven. mikel262 6618d 09h /
17 This commit was manufactured by cvs2svn to create tag 'MDCT_REL_B1_5'. 6640d 06h /
16 Documentation update, minor fixes mikel262 6640d 06h /
15 Redesigned. Fully pipelined, always ready for data design mikel262 6640d 07h /
14 This commit was manufactured by cvs2svn to create tag 'MDCT_REL_B1_4'. 6644d 06h /
13 performance improved by 8%, latency reduced to 94 cycles mikel262 6644d 06h /
12 This commit was manufactured by cvs2svn to create tag 'MDCT_REL_B1_3'. 6645d 06h /
11 changed ROM memory model to synchronous mikel262 6645d 06h /
10 + moved memory allocation request to where it should be
+ reduced latency to 104 cycles
mikel262 6646d 07h /
9 This commit was manufactured by cvs2svn to create tag 'MDCT_REL_B1_2'. 6648d 18h /
8 Updated DOC mikel262 6648d 18h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.