URL https://opencores.org/ocsvn/mlite/mlite/trunk

Subversion Repositories mlite

[/] - Rev 127

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
127	This commit was manufactured by cvs2svn to create tag 'V2_1'.		7338d 11h	/
126	Added note that CC is for x86 and gmake has problems with MIPS gcc libraries.	rhoads	7338d 11h	/
125	Fixed pc_source_type comment.	rhoads	7338d 11h	/
124	Holger Lohn's fix for interrupts when 3-state pipeline enabled.	rhoads	7338d 11h	/
123	Uncomment out the Altera portion. Xilinx users may need to re-comment out this section.	rhoads	7405d 12h	/
122	Added comment to explain why c_bus isn't delayed but reg_dest is delayed.	rhoads	7469d 12h	/
121	Added Matthias Gruenewald's tri-state area-optimized option	rhoads	7481d 00h	/
120	Make generics "GENERIC"	rhoads	7481d 01h	/
119	Opcodes from count.c	rhoads	7519d 11h	/
118	Merged Matthias Grunewald's changes to use tri-state for smaller Xilinx FPGA.	rhoads	7519d 12h	/
117	Part of Matthias Grunewald's changes to use tri-state for smaller Xilinx FPGA.	rhoads	7519d 12h	/
116	Matthias Grunewald's changes to use tri-state for smaller Xilinx FPGA.	rhoads	7519d 12h	/
115	Matthias Grunewald's changes for Xilinx FPGA dual-port RAM.	rhoads	7519d 12h	/
114	Matthias Grunewald's changes to get synthesis to work with Synopsys' FPGA Compiler II.	rhoads	7519d 12h	/
113	Matthias Grunewald's bug fixes: Branch and compare instructions didn't interpret immediate as signed.	rhoads	7519d 12h	/
112	Merged Matthias Grunewald's changes to use tri-state for smaller Xilinx FPGA.	rhoads	7519d 12h	/
111	Updated to work with new convert.exe which updates opcodes to set $4, $5, and $sp.	rhoads	7519d 12h	/
110	support > 64kb memory with bss_start, bss_end, sp	rhoads	7793d 08h	/
109	support > 64kb memory with bss_start, bss_end, and sp	rhoads	7793d 08h	/
108	changed interrupt vector from 0x30 to 0x3c	rhoads	7793d 08h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories mlite

[/] - Rev 127

Filtering Options