URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 57

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
57	ORPSoC execution logs created by event sim and cycle accurate should now be equivalent. Changed some of the rule names in orpsoc main makefile to make all rules use hyphens instead of underscores between words	julius	5406d 06h	/
56	adding generic pll model to orpsoc	julius	5414d 09h	/
55	Added modelsim support to makefile. Moved buffer libraries to sensible place. Removed a lot of junk	julius	5416d 23h	/
54	wb_conbus wishbone arbiter now in orpsocv2 instead of synthesized netlist	julius	5427d 06h	/
53	Fixed incorrect commandline option for ORPSoC and main makefile setting	julius	5445d 07h	/
52	ORPSoC update - ability to dump part or all of SRAM contents at the end of simulation	julius	5446d 03h	/
51	ORPSoCv2 updates: cycle accurate profiling, ELF loading	julius	5460d 05h	/
50	Adding or32_funcs.S	julius	5460d 09h	/
49	Lots of ORPSoC Updates. Cycle accurate model update. Enabled block read from CPU via debug interface. SMII interface same as devboard but may be broken in sim now. Makefile update	julius	5478d 23h	/
48	Adds an initialization to keep GCC happy in jp1_ll_read_jp1.	jeremybennett	5479d 02h	/
47	debug proxy speed increase, block transfers possible with cpu aslong as dbg_interface has appropriate change, usb chip reinit function, changed some of the retry code in the usb transfer functions	julius	5488d 09h	/
46	debug interfaces now support byte and non-aligned accesses from gdb	julius	5494d 10h	/
45	Orpsoc eth test fix and script error message update	julius	5501d 10h	/
44	New SystemC model monitoring functions, ethernet PHY model and test sw, smii decoder for ethernet PHY, various makefile upgrades	julius	5530d 09h	/
43	Couple of fixes to ORPSoC, new linux patch version in toolchain script	julius	5554d 06h	/
42	Fixed ORPSoCv2 VCD dumping and UART output in cycleaccurate model	julius	5570d 03h	/
41	Update to or1k top	julius	5573d 05h	/
40	Added GDB server to verilog simulation via VPI and make target to build and run this model	julius	5574d 10h	/
39	Adding OR debug proxy a makefile tweak for uClibc and toolchain install script update	julius	5578d 10h	/
38	Adding binutils, gcc, uClibc patched source and patches	julius	5588d 10h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories openrisc

[/] - Rev 57

Filtering Options