OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] - Rev 66

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
66 dwm tw, bl paramter are passed on the wb2sdrc module dinesha 4389d 16h /
65 Updated Log file with CAS latency support 4,5 dinesha 4390d 00h /
64 CAS Latency support added for 4,5 dinesha 4390d 00h /
63 FPGA Bench mark results are added dinesha 4508d 23h /
62 Synthesis constraint for simplify dinesha 4508d 23h /
61 RTL file list are added into SVN dinesha 4509d 00h /
60 warning cleanup dinesha 4509d 00h /
59 Control path request and data are register now for better FPGA timing dinesha 4509d 00h /
58 Read Data is register on RD_FAST=0 case dinesha 4509d 00h /
57 Synthesis constraints are added dinesha 4509d 14h /
56 FPGA Synth optimisation dinesha 4509d 15h /
55 FPGA Synthesis timing optimisation dinesha 4509d 16h /
54 FPGA Timing Optimisation dinesha 4512d 13h /
53 Test bench upgradation dinesha 4513d 14h /
52 Documentation update for request control and transfer control block dinesha 4513d 14h /
51 FPGA relating timing optimisation done dinesha 4513d 14h /
50 Bug fix the request length is fixe dinesha 4515d 18h /
49 clean up dinesha 4516d 17h /
48 top-level cleanup dinesha 4516d 17h /
47 SDRAM bus converter bug fix and top-level signal clean up dinesha 4516d 17h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.