OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [asyst_2/] [rtl/] - Rev 139

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
139 New release of the debug interface (3rd. release). igorm 7395d 15h /dbg_interface/tags/asyst_2/rtl/
138 Temp version before changing dbg interface. igorm 7401d 19h /dbg_interface/tags/asyst_2/rtl/
128 Defines WISHBONE_SUPPORTED and CPU_SUPPORTED added. By default both are
turned on.
mohor 7454d 01h /dbg_interface/tags/asyst_2/rtl/
123 All flipflops are reset. mohor 7458d 21h /dbg_interface/tags/asyst_2/rtl/
121 Port signals are all set to zero after reset. mohor 7461d 22h /dbg_interface/tags/asyst_2/rtl/
119 cpu_stall_o activated as soon as bp occurs. mohor 7462d 01h /dbg_interface/tags/asyst_2/rtl/
117 Define name changed. mohor 7463d 21h /dbg_interface/tags/asyst_2/rtl/
108 Reset values width added because of FV, a good sentence changed because some tools can not handle it. simons 7465d 04h /dbg_interface/tags/asyst_2/rtl/
106 Sensitivity list updated. simons 7466d 02h /dbg_interface/tags/asyst_2/rtl/
104 cpu_tall_o is set with cpu_stb_o or register. mohor 7466d 17h /dbg_interface/tags/asyst_2/rtl/
102 New version. mohor 7466d 17h /dbg_interface/tags/asyst_2/rtl/
101 Almost finished. mohor 7466d 18h /dbg_interface/tags/asyst_2/rtl/
100 *** empty log message *** mohor 7467d 21h /dbg_interface/tags/asyst_2/rtl/
99 cpu registers added. mohor 7467d 21h /dbg_interface/tags/asyst_2/rtl/
97 Working. mohor 7468d 23h /dbg_interface/tags/asyst_2/rtl/
95 Temp version. mohor 7469d 13h /dbg_interface/tags/asyst_2/rtl/
94 temp version. Resets will be changed in next version. mohor 7469d 23h /dbg_interface/tags/asyst_2/rtl/
93 tmp version. mohor 7471d 00h /dbg_interface/tags/asyst_2/rtl/
92 temp version. mohor 7474d 04h /dbg_interface/tags/asyst_2/rtl/
91 tmp version. mohor 7474d 23h /dbg_interface/tags/asyst_2/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.