OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [trunk/] [rtl/] [verilog/] - Rev 141

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
141 data_cnt_lim length changed to reduce number of warnings. igorm 7443d 06h /dbg_interface/trunk/rtl/verilog/
139 New release of the debug interface (3rd. release). igorm 7446d 00h /dbg_interface/trunk/rtl/verilog/
138 Temp version before changing dbg interface. igorm 7452d 04h /dbg_interface/trunk/rtl/verilog/
128 Defines WISHBONE_SUPPORTED and CPU_SUPPORTED added. By default both are
turned on.		 mohor 7504d 10h /dbg_interface/trunk/rtl/verilog/
123 All flipflops are reset. mohor 7509d 06h /dbg_interface/trunk/rtl/verilog/
121 Port signals are all set to zero after reset. mohor 7512d 06h /dbg_interface/trunk/rtl/verilog/
119 cpu_stall_o activated as soon as bp occurs. mohor 7512d 10h /dbg_interface/trunk/rtl/verilog/
117 Define name changed. mohor 7514d 06h /dbg_interface/trunk/rtl/verilog/
108 Reset values width added because of FV, a good sentence changed because some tools can not handle it. simons 7515d 13h /dbg_interface/trunk/rtl/verilog/
106 Sensitivity list updated. simons 7516d 11h /dbg_interface/trunk/rtl/verilog/
104 cpu_tall_o is set with cpu_stb_o or register. mohor 7517d 02h /dbg_interface/trunk/rtl/verilog/
102 New version. mohor 7517d 02h /dbg_interface/trunk/rtl/verilog/
101 Almost finished. mohor 7517d 03h /dbg_interface/trunk/rtl/verilog/
100 *** empty log message *** mohor 7518d 05h /dbg_interface/trunk/rtl/verilog/
99 cpu registers added. mohor 7518d 05h /dbg_interface/trunk/rtl/verilog/
97 Working. mohor 7519d 08h /dbg_interface/trunk/rtl/verilog/
95 Temp version. mohor 7519d 21h /dbg_interface/trunk/rtl/verilog/
94 temp version. Resets will be changed in next version. mohor 7520d 08h /dbg_interface/trunk/rtl/verilog/
93 tmp version. mohor 7521d 09h /dbg_interface/trunk/rtl/verilog/
92 temp version. mohor 7524d 12h /dbg_interface/trunk/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.