OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 61

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
61 The build directory should not be part of the SVN configuration. jeremybennett 5325d 17h /openrisc/
60 Mark Jarvin's patches to support Mac OS X (Snow Leopard). jeremybennett 5332d 10h /openrisc/
59 Toolchain install script gcc patch change and gdb configure change julius 5353d 10h /openrisc/
58 ORPSoC2 update - added fpu and implemented in processor, also some sw tests for it, makefile for event sims cleaned up julius 5356d 09h /openrisc/
57 ORPSoC execution logs created by event sim and cycle accurate should now be equivalent. Changed some of the rule names in orpsoc main makefile to make all rules use hyphens instead of underscores between words julius 5361d 13h /openrisc/
56 adding generic pll model to orpsoc julius 5369d 15h /openrisc/
55 Added modelsim support to makefile. Moved buffer libraries to sensible place. Removed a lot of junk julius 5372d 05h /openrisc/
54 wb_conbus wishbone arbiter now in orpsocv2 instead of synthesized netlist julius 5382d 12h /openrisc/
53 Fixed incorrect commandline option for ORPSoC and main makefile setting julius 5400d 13h /openrisc/
52 ORPSoC update - ability to dump part or all of SRAM contents at the end of simulation julius 5401d 09h /openrisc/
51 ORPSoCv2 updates: cycle accurate profiling, ELF loading julius 5415d 11h /openrisc/
50 Adding or32_funcs.S julius 5415d 16h /openrisc/
49 Lots of ORPSoC Updates. Cycle accurate model update. Enabled block read from CPU via debug interface. SMII interface same as devboard but may be broken in sim now. Makefile update julius 5434d 05h /openrisc/
48 Adds an initialization to keep GCC happy in jp1_ll_read_jp1. jeremybennett 5434d 08h /openrisc/
47 debug proxy speed increase, block transfers possible with cpu aslong as dbg_interface has appropriate change, usb chip reinit function, changed some of the retry code in the usb transfer functions julius 5443d 16h /openrisc/
46 debug interfaces now support byte and non-aligned accesses from gdb julius 5449d 17h /openrisc/
45 Orpsoc eth test fix and script error message update julius 5456d 16h /openrisc/
44 New SystemC model monitoring functions, ethernet PHY model and test sw, smii decoder for ethernet PHY, various makefile upgrades julius 5485d 16h /openrisc/
43 Couple of fixes to ORPSoC, new linux patch version in toolchain script julius 5509d 13h /openrisc/
42 Fixed ORPSoCv2 VCD dumping and UART output in cycleaccurate model julius 5525d 10h /openrisc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.