OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.1rc1/] - Rev 494

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
494 Change to ensure handles ctrl-C correctly with empty line. jeremybennett 4920d 15h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
483 Updated with new opcodes to generate random numbers and to identify us as Or1ksim. jeremybennett 4944d 00h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
472 Various changes which improve the quality of the tracing. jeremybennett 4963d 01h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
461 Updated to be much stricter about usage. jeremybennett 4970d 22h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4970d 23h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
458 or1ksim testsuite updates julius 4972d 03h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4980d 18h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
451 More tidying up. jeremybennett 4991d 14h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 4991d 18h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
443 Work in progress on more efficient Ethernet. jeremybennett 4996d 22h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 4997d 12h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
440 Updated documentation to describe new Ethernet usage. jeremybennett 4998d 14h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
437 Or1ksim - ethernet peripheral update, working much better. julius 5006d 08h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 5007d 08h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 5010d 14h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
433 New single program interrupt test programs. jeremybennett 5011d 17h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
432 Updates to handle interrupts correctly. jeremybennett 5011d 18h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
430 or1ksim - clarifying interrupt behavior in code and documentation. julius 5014d 14h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
429 or1ksim update - remove debug printfs from eth MDIO emulation function
and fix illegal instruction vector jump for invalid instructions.		 julius 5014d 18h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 5017d 14h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.