OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_70/] [gdb-5.0/] - Rev 1338

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1338 l.ff1 instruction added andreje 7121d 08h /or1k/tags/nog_patch_70/gdb-5.0/
1333 gcc 3.4 compile fix phoenix 7136d 09h /or1k/tags/nog_patch_70/gdb-5.0/
1330 jtag bugfix phoenix 7145d 02h /or1k/tags/nog_patch_70/gdb-5.0/
1256 page size is 8192 on or32 phoenix 7453d 04h /or1k/tags/nog_patch_70/gdb-5.0/
1169 Added support for l.addc instruction. csanchez 7681d 04h /or1k/tags/nog_patch_70/gdb-5.0/
1152 *** empty log message *** phoenix 7761d 07h /or1k/tags/nog_patch_70/gdb-5.0/
1149 *** empty log message *** phoenix 7761d 20h /or1k/tags/nog_patch_70/gdb-5.0/
1144 Speed up gdb when running with serial targets:

When generating backtraces, the prologue of each function is scanned
at least three times by architecture-independent code, e.g. to
determine offsets of saved registers, identify frameless functions,
etc. This new code adds straightforward caching of the information
gleaned by or1k_scan_prologue() on a per-frame basis rather than
storing it in global static variables. (This benefits both JTAG and
serial gdb targets, though the JTAG target runs fast enough that it is
not particularly needed.)

When the register set is dumped by the serial target, e.g. at any
breakpoint or interrupt, the 32 vector/FP registers were included in
the dump (each 8 bytes long), though they aren't implemented. The new
code tells gdb that unimplemented registers have zero length in the
dump.
sfurman 7764d 03h /or1k/tags/nog_patch_70/gdb-5.0/
1142 Speed up gdb when running with serial targets:

When generating backtraces, the prologue of each function is scanned
at least three times by architecture-independent code, e.g. to
determine offsets of saved registers, identify frameless functions,
etc. This new code adds straightforward caching of the information
gleaned by or1k_scan_prologue() on a per-frame basis rather than
storing it in global static variables. (This benefits both JTAG and
serial gdb targets, though the JTAG target runs fast enough that it is
not particularly needed.)

When the register set is dumped by the serial target, e.g. at any
breakpoint or interrupt, the 32 vector/FP registers were included in
the dump (each 8 bytes long), though they aren't implemented. The new
code tells gdb that unimplemented registers have zero length in the
dump.
sfurman 7764d 17h /or1k/tags/nog_patch_70/gdb-5.0/
1124 Initialize or1k_implementation with reasonable defaults for the number
of implementation registers. This doesn't affect the jtag or sim
targets at all because those values are always overwritten when
or1k_implementation is initialized. However, it is necessary when
connecting to remote gdb stubs through a serial port or socket, since
or1k_implementation is not yet initialized for those targets.
sfurman 7797d 20h /or1k/tags/nog_patch_70/gdb-5.0/
1123 Renumber/rename SPRs to match latest architecture doc sfurman 7799d 02h /or1k/tags/nog_patch_70/gdb-5.0/
1115 Fix stack-walking code in or1k_frame_chain() and or1k_skip_prologue()
to expect the function prologue that or32 gcc currently emits, rather
than a previous incarnation of the or1k ABI.
sfurman 7821d 00h /or1k/tags/nog_patch_70/gdb-5.0/
879 Initial version of OpenRISC Custom Unit Compiler added markom 8043d 07h /or1k/tags/nog_patch_70/gdb-5.0/
874 Command for displaying trace buffer added. simons 8053d 07h /or1k/tags/nog_patch_70/gdb-5.0/
866 after make headers markom 8078d 13h /or1k/tags/nog_patch_70/gdb-5.0/
865 true flase bug fixed markom 8080d 07h /or1k/tags/nog_patch_70/gdb-5.0/
850 Missig header file. simons 8095d 09h /or1k/tags/nog_patch_70/gdb-5.0/
839 elf target bug fixed markom 8112d 14h /or1k/tags/nog_patch_70/gdb-5.0/
813 elf support added markom 8127d 10h /or1k/tags/nog_patch_70/gdb-5.0/
720 single floating point support added markom 8163d 14h /or1k/tags/nog_patch_70/gdb-5.0/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.