OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_12/] - Rev 998

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
998 added missing fout initialization markom 7997d 22h /or1k/tags/rel_12/
997 PRINTF should be used instead of printf; command redirection repaired markom 7997d 23h /or1k/tags/rel_12/
996 some minor bugs fixed markom 7998d 21h /or1k/tags/rel_12/
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 7999d 05h /or1k/tags/rel_12/
993 Fixed IMMU bug. lampret 7999d 05h /or1k/tags/rel_12/
992 A bug when cache enabled and bus error comes fixed. simons 7999d 14h /or1k/tags/rel_12/
991 Different memory controller. simons 7999d 14h /or1k/tags/rel_12/
990 Test is now complete. simons 7999d 14h /or1k/tags/rel_12/
989 c++ is making problems so, for now, it is excluded. simons 8000d 22h /or1k/tags/rel_12/
988 ORP architecture supported. simons 8001d 14h /or1k/tags/rel_12/
987 ORP architecture supported. simons 8001d 21h /or1k/tags/rel_12/
986 outputs out of function are not registered anymore markom 8001d 22h /or1k/tags/rel_12/
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 8002d 09h /or1k/tags/rel_12/
984 Disable SB until it is tested lampret 8002d 09h /or1k/tags/rel_12/
983 First checkin lampret 8002d 11h /or1k/tags/rel_12/
982 Moved to sim/bin lampret 8002d 11h /or1k/tags/rel_12/
981 First checkin. lampret 8002d 11h /or1k/tags/rel_12/
980 Removed sim.tcl that shouldn't be here. lampret 8002d 11h /or1k/tags/rel_12/
979 Removed old test case binaries. lampret 8002d 11h /or1k/tags/rel_12/
978 Added variable delay for SRAM. lampret 8002d 11h /or1k/tags/rel_12/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.