OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] - Rev 492

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
492 uart THRE interrupt immedialty after write to IER markom 8270d 06h /or1k/tags/stable_0_2_0/
491 pc command fixed markom 8271d 02h /or1k/tags/stable_0_2_0/
490 clkcycle parsing problem fixed markom 8271d 02h /or1k/tags/stable_0_2_0/
489 blank page at beginning and at the end of the isa doc. markom 8271d 02h /or1k/tags/stable_0_2_0/
488 *** empty log message *** ivang 8271d 07h /or1k/tags/stable_0_2_0/
487 Lectored english descriptions by Bob Gardner-Medwin. Thanks Bob! markom 8271d 07h /or1k/tags/stable_0_2_0/
486 Updated documentation in default sim.cfg erez 8271d 08h /or1k/tags/stable_0_2_0/
485 gdb.h moved to debug dir; except.ld renamed to default.ld markom 8271d 09h /or1k/tags/stable_0_2_0/
484 Changed to support execution from various addresses. simons 8271d 21h /or1k/tags/stable_0_2_0/
483 Implemented some GPIO tests erez 8271d 22h /or1k/tags/stable_0_2_0/
482 profiling uses l.jr instead of obsolete l.jalr markom 8272d 02h /or1k/tags/stable_0_2_0/
481 -f bug fixed markom 8272d 02h /or1k/tags/stable_0_2_0/
480 RTL_SIM define added for shorter simulation runtime. simons 8272d 02h /or1k/tags/stable_0_2_0/
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8272d 02h /or1k/tags/stable_0_2_0/
478 Started adding acv_gpio testbench erez 8272d 02h /or1k/tags/stable_0_2_0/
477 Improved multi-id vapi logs (i.e. GPIO) erez 8272d 02h /or1k/tags/stable_0_2_0/
476 Fixed warnings. ivang 8272d 03h /or1k/tags/stable_0_2_0/
475 l.jalr r9 is not used any more. simons 8272d 04h /or1k/tags/stable_0_2_0/
474 Updated building instructions. or1.h not used anymore. ivang 8272d 04h /or1k/tags/stable_0_2_0/
473 Added test flag templates. ivang 8272d 08h /or1k/tags/stable_0_2_0/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.