OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] - Rev 675

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
675 register output added to sw executed log markom 8186d 02h /or1k/tags/stable_0_2_0_rc2/
673 modified offitial version of microwindows 0.89-pre7 markom 8186d 04h /or1k/tags/stable_0_2_0_rc2/
672 advanced exe_log functionality added markom 8186d 05h /or1k/tags/stable_0_2_0_rc2/
671 wrong version was restored markom 8186d 05h /or1k/tags/stable_0_2_0_rc2/
670 typo fixed markom 8186d 05h /or1k/tags/stable_0_2_0_rc2/
669 some corrections to model; control and status is not yet implemented! markom 8186d 05h /or1k/tags/stable_0_2_0_rc2/
668 Lapsus fixed. simons 8186d 22h /or1k/tags/stable_0_2_0_rc2/
667 Target or1k renamed to or32. simons 8187d 23h /or1k/tags/stable_0_2_0_rc2/
666 Target or1k renamed to or32. simons 8188d 00h /or1k/tags/stable_0_2_0_rc2/
665 Some changes needed for succesful compilation with gcc 3.1 simons 8188d 03h /or1k/tags/stable_0_2_0_rc2/
664 very simple PS/2 keyboard model with associated test added markom 8189d 02h /or1k/tags/stable_0_2_0_rc2/
663 No longer using async rst as sync reset for the counter. lampret 8189d 12h /or1k/tags/stable_0_2_0_rc2/
662 GNU binutils merge. ivang 8190d 02h /or1k/tags/stable_0_2_0_rc2/
661 Allow flash writes. Ugly workaround for something else... lampret 8190d 09h /or1k/tags/stable_0_2_0_rc2/
660 Speed optimizations (removed duplicate _cyc_ and _stb_). Fixed D/IMMU cache-inhibit attr. lampret 8190d 09h /or1k/tags/stable_0_2_0_rc2/
659 Default configuration should still be with serial support. simons 8191d 02h /or1k/tags/stable_0_2_0_rc2/
658 Default configuration should still be with serial support. simons 8191d 02h /or1k/tags/stable_0_2_0_rc2/
657 VGA console support added with frame buffer driver for CRT engine. simons 8191d 02h /or1k/tags/stable_0_2_0_rc2/
656 VGA console support added with frame buffer driver for CRT engine. simons 8191d 02h /or1k/tags/stable_0_2_0_rc2/
655 TLB registers addresses changed. simons 8193d 17h /or1k/tags/stable_0_2_0_rc2/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.