OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] - Rev 93

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
93 Adding uos. lampret 8501d 22h /or1k/trunk/
92 Tick timer. lampret 8502d 01h /or1k/trunk/
91 Tick timer facility. lampret 8502d 01h /or1k/trunk/
90 Added tick timer. lampret 8502d 02h /or1k/trunk/
89 Minor changes. lampret 8502d 22h /or1k/trunk/
88 Update. lampret 8503d 09h /or1k/trunk/
87 Files required for creation of html files. lampret 8503d 10h /or1k/trunk/
86 Added dh command. lampret 8503d 10h /or1k/trunk/
85 Added dumphex. lampret 8503d 10h /or1k/trunk/
84 Update. lampret 8503d 10h /or1k/trunk/
83 Updates. lampret 8503d 10h /or1k/trunk/
82 Changed pctemp to pcnext. lampret 8503d 10h /or1k/trunk/
80 First import. lampret 8531d 04h /or1k/trunk/
79 Data and instruction cache simulation added. lampret 8533d 02h /or1k/trunk/
78 (i/d)tlb_status lampret 8656d 15h /or1k/trunk/
77 Regular update. lampret 8656d 15h /or1k/trunk/
76 regular update lampret 8656d 16h /or1k/trunk/
75 simgetstr added. eval_mem32 replaced with evalsim_mem32. lampret 8656d 16h /or1k/trunk/
74 Same as DMMU. lampret 8663d 15h /or1k/trunk/
73 Fixed all bugs. Now more or less works. IMMU still has some problems (exception start). lampret 8663d 15h /or1k/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.