URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [asyst_2/] [rtl/] [verilog/] - Rev 113

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
113	ifdefs moved to thier own lines, this confuses some of the tools.	simons	7638d 01h	/pci/tags/asyst_2/rtl/verilog/
111	synchronizer_flop replaced with pci_synchronizer_flop, artisan ram instance updated.	simons	7638d 06h	/pci/tags/asyst_2/rtl/verilog/
110	Module that converts slave WISHBONE B3 accesses to WISHBONE B2 accesses with CAB.	mihad	7640d 05h	/pci/tags/asyst_2/rtl/verilog/
108	Added 'three_left_out' to pci_pciw_fifo signaling three locations before full. Added comparison between current registered cbe and next unregistered cbe to signal wb_master whether it is allowed to performe burst or not. Due to this, I needed 'three_left_out' so that writing to pci_pciw_fifo can be registered, otherwise timing problems would occure.	tadejm	7644d 03h	/pci/tags/asyst_2/rtl/verilog/
106	Added limited WISHBONE B3 support for WISHBONE Slave Unit. Doesn't support full speed bursts yet.	mihad	7649d 01h	/pci/tags/asyst_2/rtl/verilog/
104	Found and simulated the problem in the synchronization logic. Repaired the synchronization logic in the FIFOs.	mihad	7654d 11h	/pci/tags/asyst_2/rtl/verilog/
94	Changed one critical PCI bus signal logic.	mihad	7701d 09h	/pci/tags/asyst_2/rtl/verilog/
88	Added the reset value parameter to the synchronizer flop module. Added resets to all synchronizer flop instances. Repaired initial sync value in fifos.	mihad	7779d 06h	/pci/tags/asyst_2/rtl/verilog/
86	Entered the option to disable no response counter in wb master.	mihad	7791d 04h	/pci/tags/asyst_2/rtl/verilog/
83	Cleaned up the code. No functional changes.	mihad	7820d 01h	/pci/tags/asyst_2/rtl/verilog/
81	Updated synchronization in top level fifo modules.	mihad	7833d 21h	/pci/tags/asyst_2/rtl/verilog/
79	Updated.	mihad	7837d 02h	/pci/tags/asyst_2/rtl/verilog/
78	Old files with wrong names removed.	mihad	7837d 02h	/pci/tags/asyst_2/rtl/verilog/
77	Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.	mihad	7837d 02h	/pci/tags/asyst_2/rtl/verilog/
73	Bug fixes, testcases added.	mihad	7843d 03h	/pci/tags/asyst_2/rtl/verilog/
72	* empty log message *	mihad	7890d 07h	/pci/tags/asyst_2/rtl/verilog/
71	Changed the code a bit to make it more readable. Functionality not changed in any way. More robust synchronization in fifos is still pending.	mihad	7897d 23h	/pci/tags/asyst_2/rtl/verilog/
69	Changed BIST signal names etc..	mihad	7935d 06h	/pci/tags/asyst_2/rtl/verilog/
68	Changed wrong signal name scanb_sen into scanb_en.	tadejm	7938d 16h	/pci/tags/asyst_2/rtl/verilog/
67	Changed BIST signals for RAMs.	tadejm	7938d 20h	/pci/tags/asyst_2/rtl/verilog/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [asyst_2/] [rtl/] [verilog/] - Rev 113

Filtering Options