OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_5/] - Rev 81

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
81 Updated synchronization in top level fifo modules. mihad 7931d 23h /pci/tags/rel_5/
79 Updated. mihad 7935d 04h /pci/tags/rel_5/
78 Old files with wrong names removed. mihad 7935d 05h /pci/tags/rel_5/
77 Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed. mihad 7935d 05h /pci/tags/rel_5/
76 TRDY output delay was 10 instead of 11. Repaired. mihad 7938d 04h /pci/tags/rel_5/
75 Include statement moved out of off/on pragma as reported by Uwe. mihad 7941d 05h /pci/tags/rel_5/
73 Bug fixes, testcases added. mihad 7941d 05h /pci/tags/rel_5/
72 *** empty log message *** mihad 7988d 09h /pci/tags/rel_5/
71 Changed the code a bit to make it more readable.
Functionality not changed in any way.
More robust synchronization in fifos is still pending.
mihad 7996d 01h /pci/tags/rel_5/
69 Changed BIST signal names etc.. mihad 8033d 08h /pci/tags/rel_5/
68 Changed wrong signal name scanb_sen into scanb_en. tadejm 8036d 18h /pci/tags/rel_5/
67 Changed BIST signals for RAMs. tadejm 8036d 23h /pci/tags/rel_5/
66 Changed empty status generation in pciw_fifo_control.v mihad 8040d 09h /pci/tags/rel_5/
65 Cleaned up non-blocking assignments in combinatinal logic statements mihad 8043d 07h /pci/tags/rel_5/
64 The testcase I just added in previous revision repaired mihad 8043d 09h /pci/tags/rel_5/
63 Added additional testcase and changed rst name in BIST to trst mihad 8043d 11h /pci/tags/rel_5/
62 Added BIST signals for RAMs. mihad 8046d 04h /pci/tags/rel_5/
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 8054d 04h /pci/tags/rel_5/
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 8054d 05h /pci/tags/rel_5/
58 Removed all logic from asynchronous reset network mihad 8059d 06h /pci/tags/rel_5/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.