OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] - Rev 94

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
94 socgen now supports both sim and syn views
now allow each xml file to set its destination
jt_eaton 4801d 08h /socgen/trunk/
93 build scripts now support model views
linting and coverage starting to work again
jt_eaton 4813d 20h /socgen/trunk/
92 all testbenchs now built from /sim/xml files
bench /models now in Testbench
jt_eaton 4818d 21h /socgen/trunk/
91 fixed all sims, coverage not working jt_eaton 4826d 16h /socgen/trunk/
90 now build all testbenches from ip-xact files and list as testbench in design.soc jt_eaton 4827d 08h /socgen/trunk/
89 removed unneeded debug directories jt_eaton 4848d 17h /socgen/trunk/
88 added xml files for test benches
added gEDA sym sch starter templates
jt_eaton 4848d 17h /socgen/trunk/
87 removed prebuilt geda schematics and symbols jt_eaton 4859d 10h /socgen/trunk/
86 split out all fpgas into families
added fpga pad_ring level
jt_eaton 4867d 07h /socgen/trunk/
85 moved all synthesis into fpgas lib
fixed memory leak in recursive routines
jt_eaton 4874d 05h /socgen/trunk/
84 removed unneeded files jt_eaton 4924d 11h /socgen/trunk/
83 added design.soc files
xml files now 99% 1685 complient
jt_eaton 4924d 15h /socgen/trunk/
82 renmamed cde_synchronizers to cde_sync
added hierarchial dependency search
converted more xmp to follow ip-xact
jt_eaton 4939d 09h /socgen/trunk/
81 morphing xml files to use 1685
removed log directories
jt_eaton 4960d 15h /socgen/trunk/
80 now generate all sims and syns param and filelists for xml jt_eaton 4990d 06h /socgen/trunk/
79 removed unsupported code jt_eaton 4996d 11h /socgen/trunk/
78 removed unsupported fpga jt_eaton 4996d 11h /socgen/trunk/
77 now generate syn and cov Makefiles
leave log and out files in sim/run directory
jt_eaton 4996d 12h /socgen/trunk/
76 added wave.save files
now generate sims Makefile and params.sim
leave sim log and vcd files in sim/run/directory
jt_eaton 4998d 17h /socgen/trunk/
75 added linting using verilator jt_eaton 5002d 09h /socgen/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.