OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_3/] [sim/] - Rev 331

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
331 release 1.3 arniml 591d 12h /t48/tags/rel_1_3/sim/
311 add t8042ah arniml 605d 04h /t48/trunk/sim/
306 add testbench for t8041
add test upi41/basic_echo
arniml 607d 04h /t48/trunk/sim/
303 add prelim upi41 support arniml 608d 05h /t48/trunk/sim/
292 New directory structure. root 5637d 16h /t48/trunk/sim/
283 update to new mnemonic decoder arniml 5952d 04h /trunk/sim/
259 added t8243 core plus related testbenches arniml 6608d 00h /trunk/sim/
235 cleanup dependencies arniml 6630d 01h /trunk/sim/
232 update to new memory concept arniml 6631d 00h /trunk/sim/
223 obsoleted arniml 6631d 00h /trunk/sim/
218 simplifications arniml 6718d 08h /trunk/sim/
198 fix package dependencies arniml 6862d 09h /trunk/sim/
159 fix dependencies for tb_t8048_behav_c0 and tb_t8039_behav_c0 arniml 7195d 05h /trunk/sim/
158 added hierarchies t8039_notri and t8048_notri arniml 7195d 05h /trunk/sim/
154 added t8039_notri hierarchy arniml 7195d 06h /trunk/sim/
151 added hierarchy t8048_notri and components package for t48 systems arniml 7196d 18h /trunk/sim/
116 adapt to GHDL 0.12 / gcc 3.4.0 arniml 7380d 05h /trunk/sim/
112 update tb_behav_c0 for new ROM layout arniml 7391d 14h /trunk/sim/
93 add support for line coverage evaluation with gcov arniml 7396d 10h /trunk/sim/
84 add if_timing module arniml 7417d 05h /trunk/sim/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.