OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] - Rev 70

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
70 Updated with interrupt bypass controll registers. rehayes 5238d 00h /xgate/
69 New test to verify irq interrupt priority encoder. rehayes 5238d 00h /xgate/
68 Added new test for interrupt priority and updated WISHBONE slave module with semaphore register. rehayes 5238d 00h /xgate/
67 Added irq bypass function and controll registers. Made lowest interrupt index highest priority. rehayes 5238d 00h /xgate/
66 Fix testbench and RISC core related to debug mode and wait states. rehayes 5257d 20h /xgate/
65 Parameterize delays based on number of RAM wait states. rehayes 5257d 20h /xgate/
64 Fixed more bugs related to wait states and debug mode. rehayes 5257d 20h /xgate/
63 Remove historical output ports that are no longer used. rehayes 5267d 20h /xgate/
62 Cleanup implicit wire declarations. rehayes 5267d 20h /xgate/
61 Update to RISC block to fix DEBUG mode, testbench update rehayes 5274d 19h /xgate/
60 Add ability at insert wait states on RAM access rehayes 5274d 20h /xgate/
59 Fix bug in entering DEBUG mode from WB bus command rehayes 5274d 20h /xgate/
58 WISHBONE Bus update. rehayes 5326d 19h /xgate/
57 Traded 16 data registers for 5 address regester when wait states are enabled. rehayes 5326d 22h /xgate/
56 Extensive changes to testbench and the Xgate master bus interface and the way the RISC handles wait states. rehayes 5342d 23h /xgate/
55 Minor change to instruction set details. rehayes 5342d 23h /xgate/
54 complete rewrite of the bus arbitration module. Moved system test registers to new WISHBONE slave module. rehayes 5342d 23h /xgate/
53 Extensive changes to fix errors in how wait state are handled by the master bus interface and the RISC control logic. Fix to slave mode WISHBONE ack signal. rehayes 5342d 23h /xgate/
52 Minor changes to aide waveform debug rehayes 5342d 23h /xgate/
51 Corrections to ADC and SBC instructions, First pass at documentaion instruction set details rehayes 5358d 19h /xgate/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.