OpenCores
URL https://opencores.org/ocsvn/xulalx25soc/xulalx25soc/trunk

Subversion Repositories xulalx25soc

[/] [xulalx25soc/] [trunk/] [sw/] - Rev 112

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
111 Added some debug support programs to the repository. dgisselq 2906d 15h /xulalx25soc/trunk/sw/
110 Fixed a problem whereby block RAM would be declared as a bus error on the
stack, even if the data was valid.		 dgisselq 2906d 20h /xulalx25soc/trunk/sw/
109 This continues the updates to the wishbone-uart conversion. It fixes several
bugs within wbuexec, and pipelines the compression scheme. Further, the
read codeword was adjusted so that a read of 8 can be requested with six-bits,
rather than requiring 12. Likewise, the dependence upon the read of 8 on
incrementing the address pointer has been removed. All told, the design
builds for a 200MHz Artix-7, and it has been tested with the CMod-S6. (Writing
flash seems to be one of the most comprehensive tests ...)		 dgisselq 2907d 00h /xulalx25soc/trunk/sw/
105 Mostly cosmetic changes. The Makefile now builds a couple more programs,
the documentation is better, etc.		 dgisselq 2907d 10h /xulalx25soc/trunk/sw/
104 Updates to the flash driver drawn from the S6SoC project. dgisselq 2907d 10h /xulalx25soc/trunk/sw/
103 Added a SDSPI scope, and defined which of the four scopes it points to.
(It uses the configuration scopes position, if the configuration scope isn't
defined.)		 dgisselq 2907d 10h /xulalx25soc/trunk/sw/
93 Oops -- missed adjusting the copyright. dgisselq 2930d 15h /xulalx25soc/trunk/sw/
92 Fixes the problem whereby the master counters show when the user counters should
be showing and vice versa. Now the master counters show by default, together
with their correct labels. User counters are still available by pressing
'u' in the debugger, and the master counter display may be returned to by
pressing 'm' in the debugger.		 dgisselq 2930d 15h /xulalx25soc/trunk/sw/
91 Fixes bugs associated with an overflow of write acknowledgements in the
receiver. This helps keep our accesses aligned.		 dgisselq 2930d 15h /xulalx25soc/trunk/sw/
78 Comments out the line that caused a compiler warning--setting an unused
variable. Code should be better as a result.		 dgisselq 2936d 11h /xulalx25soc/trunk/sw/
77 Adds register names and values for the SD card interface. dgisselq 2936d 11h /xulalx25soc/trunk/sw/
76 Now tries to avoid reading from the stack if the stack addresses are already
known to be bad. That way, the debugger tries to preserve any bus error address
already on the buserr device.		 dgisselq 2936d 11h /xulalx25soc/trunk/sw/
53 Added a touch of error checking. dgisselq 2984d 12h /xulalx25soc/trunk/sw/
49 Added some documentation to make the read and write calls easier to understand. dgisselq 3012d 13h /xulalx25soc/trunk/sw/
46 This is a bug fix release--fixing the bug that kept dumpsdram.cpp/wbsdram.v
from working when long pipelined reads were interrupted by the necessity of
a pair of refresh cycles.		 dgisselq 3014d 15h /xulalx25soc/trunk/sw/
42 Minor changes. dgisselq 3018d 11h /xulalx25soc/trunk/sw/
41 Bug fix. This was preventing dumpsdram from accurately reading back what
had been written to the RAM earlier.		 dgisselq 3018d 11h /xulalx25soc/trunk/sw/
40 This adds to dumpsdram the capability to run over a port, such as with
busmaster_tb.		 dgisselq 3019d 22h /xulalx25soc/trunk/sw/
38 Updated to remove the build dependence upon ZipCPU. dgisselq 3021d 21h /xulalx25soc/trunk/sw/
33 Oops -- the audio was wired audio first then the interrupt controller, not
the other way around. This adjusts regdefs to match what's on the chip.		 dgisselq 3026d 13h /xulalx25soc/trunk/sw/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.