OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] - Rev 48

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
48 Tag of the starting version of the project JonasDC 4136d 11h /
47 added documentation for the IP core. JonasDC 4204d 15h /
46 chance run_auto port or mod_sim_exp_core to exp_m JonasDC 4204d 15h /
45 chance run_auto port or mod_sim_exp_core to exp_m JonasDC 4204d 15h /
44 toplevel of the Modular Simultaneous Exponentiation IP core for the PLB interface JonasDC 4208d 09h /
43 made the core parameters generics JonasDC 4208d 09h /
42 corrected wrong library name for mod_sim_exp_pkg JonasDC 4214d 17h /
41 removed deprecated files from version control JonasDC 4214d 17h /
40 adjusted core instantiation to new core module name JonasDC 4222d 21h /
39 changed files to remove warnings from synthesis
last cell logic is simplified because of redundant logic		 JonasDC 4223d 08h /
38 deprecated design files because of new pipeline structure, will be removed shortly JonasDC 4223d 13h /
37 changed names of some generics of the multiplier.
moved the parameters for the core to the package of the core
testbench now uses this parameters to adapt to different bit widths

and new systolic pipeline now supports split or single pipeline		 JonasDC 4227d 10h /
36 found bug in new pipeline structure, now working properly. (tested in sim)
mod_sim_exp_core uses new flexible pipeline as default.		 JonasDC 4228d 07h /
35 new test values, 1st exponentiation gives error on result with new pipeline
commit for test purposes		 JonasDC 4228d 09h /
34 operand memory now supports custom operand widths, the internal memory stays the fixed 1536 bit, but the bus width is now adjustable to any size below. JonasDC 4228d 10h /
33 default pipeline changed to old version, there seems to be an occasional error with new version. JonasDC 4228d 13h /
32 new systolic pipeline structure now has split pipeline support, tested and verified in simulation. the core now uses this pipeline by default. JonasDC 4228d 14h /
31 put first cell logic of the pipeline in a separate design unit, tested and working JonasDC 4228d 19h /
30 put last cell logic of the pipeline in a separate design unit, tested and working JonasDC 4228d 20h /
29 added software for generation of test input for the tesbenches JonasDC 4229d 09h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.