OpenCores
URL https://opencores.org/ocsvn/t51/t51/trunk

Subversion Repositories t51

[/] - Rev 36

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
36 some updates andreas 6845d 00h /
35 some updates andreas 6845d 00h /
34 bugfix for mode 0 andreas 6853d 16h /
33 bugfix for JBC instruction andreas 6865d 21h /
32 bugfix for two subsequent movx instructions andreas 6902d 16h /
31 update andreas 6988d 15h /
30 Made some bugfixes andreas 6989d 18h /
29 Removed UNISIM library jesus 7999d 22h /
28 Added -n option and component declaration jesus 8027d 19h /
27 Added Leonardo .ucf generation jesus 8027d 19h /
26 Updated for ISE 5.1 jesus 8034d 15h /
25 Fixed typo jesus 8044d 07h /
24 Fixed for ISE 5.1 jesus 8044d 07h /
23 Xilinx SSRAM, initial release jesus 8054d 09h /
22 Removed write through jesus 8082d 06h /
21 no message jesus 8082d 10h /
20 Added support for XST jesus 8108d 22h /
19 Updated for wishbone jesus 8177d 11h /
18 Initial release jesus 8177d 11h /
17 Changed baud rate jesus 8177d 11h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.